Serveur d'exploration Fieldbus

Attention, ce site est en cours de développement !
Attention, site généré par des moyens informatiques à partir de corpus bruts.
Les informations ne sont donc pas validées.

A Framework for Hardware-in-the-Loop Testing of an Integrated Architecture

Identifieur interne : 000111 ( Main/Exploration ); précédent : 000110; suivant : 000112

A Framework for Hardware-in-the-Loop Testing of an Integrated Architecture

Auteurs : Martin Schlager [Autriche] ; Roman Obermaisser [Autriche] ; Wilfried Elmenreich [Autriche]

Source :

RBID : ISTEX:41FB23C91F4328DDB64148C8ABE1CCCAA6D27802

Abstract

Abstract: In this paper we present a distributed Hardware-in-the-Loop (HiL) simulation approach that supports the verification and validation activities in an integrated architecture as recently developed in DECOS (Dependable Embedded COmponents and Systems), an integrated project within the Sixth Framework Programme of the European Commission. Focusing on the interconnection between the simulated environment and the ISUT, our approach involves the concept of a (SVT) that replaces the physical transducers of the ISUT without a probe effect on the ISUT. Our approach enables a complexity reduction for setting up an HiL simulation and supports a well-designed scalable interface to an integrated architecture. Furthermore, we support non-intrusive, deterministic interaction between the environment simulation system and the ISUT in order to guarantee reproducible test-runs. We show an exemplary application of the proposed concept by tailoring the generic components of the proposed simulation approach to an automotive park assistant system.


Url:
DOI: 10.1007/978-3-540-75664-4_16


Affiliations:


Links toward previous steps (curation, corpus...)


Le document en format XML

<record>
<TEI wicri:istexFullTextTei="biblStruct">
<teiHeader>
<fileDesc>
<titleStmt>
<title xml:lang="en">A Framework for Hardware-in-the-Loop Testing of an Integrated Architecture</title>
<author>
<name sortKey="Schlager, Martin" sort="Schlager, Martin" uniqKey="Schlager M" first="Martin" last="Schlager">Martin Schlager</name>
</author>
<author>
<name sortKey="Obermaisser, Roman" sort="Obermaisser, Roman" uniqKey="Obermaisser R" first="Roman" last="Obermaisser">Roman Obermaisser</name>
</author>
<author>
<name sortKey="Elmenreich, Wilfried" sort="Elmenreich, Wilfried" uniqKey="Elmenreich W" first="Wilfried" last="Elmenreich">Wilfried Elmenreich</name>
</author>
</titleStmt>
<publicationStmt>
<idno type="wicri:source">ISTEX</idno>
<idno type="RBID">ISTEX:41FB23C91F4328DDB64148C8ABE1CCCAA6D27802</idno>
<date when="2007" year="2007">2007</date>
<idno type="doi">10.1007/978-3-540-75664-4_16</idno>
<idno type="url">https://api.istex.fr/document/41FB23C91F4328DDB64148C8ABE1CCCAA6D27802/fulltext/pdf</idno>
<idno type="wicri:Area/Main/Corpus">000261</idno>
<idno type="wicri:explorRef" wicri:stream="Main" wicri:step="Corpus" wicri:corpus="ISTEX">000261</idno>
<idno type="wicri:Area/Main/Curation">000261</idno>
<idno type="wicri:Area/Main/Exploration">000111</idno>
<idno type="wicri:explorRef" wicri:stream="Main" wicri:step="Exploration">000111</idno>
</publicationStmt>
<sourceDesc>
<biblStruct>
<analytic>
<title level="a" type="main" xml:lang="en">A Framework for Hardware-in-the-Loop Testing of an Integrated Architecture</title>
<author>
<name sortKey="Schlager, Martin" sort="Schlager, Martin" uniqKey="Schlager M" first="Martin" last="Schlager">Martin Schlager</name>
<affiliation wicri:level="3">
<country xml:lang="fr">Autriche</country>
<wicri:regionArea>TTTech Computertechnik AG, Schoenbrunner Strasse 7, 1040 Vienna</wicri:regionArea>
<placeName>
<region type="land" nuts="2">Vienne (Autriche)</region>
<settlement type="city">Vienne (Autriche)</settlement>
</placeName>
</affiliation>
<affiliation></affiliation>
</author>
<author>
<name sortKey="Obermaisser, Roman" sort="Obermaisser, Roman" uniqKey="Obermaisser R" first="Roman" last="Obermaisser">Roman Obermaisser</name>
<affiliation wicri:level="3">
<country xml:lang="fr">Autriche</country>
<wicri:regionArea>Vienna University of Technology, Treitlstrasse 3, 1040 Vienna</wicri:regionArea>
<placeName>
<region type="land" nuts="2">Vienne (Autriche)</region>
<settlement type="city">Vienne (Autriche)</settlement>
</placeName>
</affiliation>
<affiliation wicri:level="1">
<country wicri:rule="url">Autriche</country>
</affiliation>
</author>
<author>
<name sortKey="Elmenreich, Wilfried" sort="Elmenreich, Wilfried" uniqKey="Elmenreich W" first="Wilfried" last="Elmenreich">Wilfried Elmenreich</name>
<affiliation wicri:level="3">
<country xml:lang="fr">Autriche</country>
<wicri:regionArea>Vienna University of Technology, Treitlstrasse 3, 1040 Vienna</wicri:regionArea>
<placeName>
<region type="land" nuts="2">Vienne (Autriche)</region>
<settlement type="city">Vienne (Autriche)</settlement>
</placeName>
</affiliation>
<affiliation wicri:level="1">
<country wicri:rule="url">Autriche</country>
</affiliation>
</author>
</analytic>
<monogr></monogr>
<series>
<title level="s">Lecture Notes in Computer Science</title>
<imprint>
<date>2007</date>
</imprint>
<idno type="ISSN">0302-9743</idno>
<idno type="eISSN">1611-3349</idno>
<idno type="ISSN">0302-9743</idno>
</series>
<idno type="istex">41FB23C91F4328DDB64148C8ABE1CCCAA6D27802</idno>
<idno type="DOI">10.1007/978-3-540-75664-4_16</idno>
<idno type="ChapterID">Chap16</idno>
<idno type="ChapterID">16</idno>
</biblStruct>
</sourceDesc>
<seriesStmt>
<idno type="ISSN">0302-9743</idno>
</seriesStmt>
</fileDesc>
<profileDesc>
<textClass></textClass>
<langUsage>
<language ident="en">en</language>
</langUsage>
</profileDesc>
</teiHeader>
<front>
<div type="abstract" xml:lang="en">Abstract: In this paper we present a distributed Hardware-in-the-Loop (HiL) simulation approach that supports the verification and validation activities in an integrated architecture as recently developed in DECOS (Dependable Embedded COmponents and Systems), an integrated project within the Sixth Framework Programme of the European Commission. Focusing on the interconnection between the simulated environment and the ISUT, our approach involves the concept of a (SVT) that replaces the physical transducers of the ISUT without a probe effect on the ISUT. Our approach enables a complexity reduction for setting up an HiL simulation and supports a well-designed scalable interface to an integrated architecture. Furthermore, we support non-intrusive, deterministic interaction between the environment simulation system and the ISUT in order to guarantee reproducible test-runs. We show an exemplary application of the proposed concept by tailoring the generic components of the proposed simulation approach to an automotive park assistant system.</div>
</front>
</TEI>
<affiliations>
<list>
<country>
<li>Autriche</li>
</country>
<region>
<li>Vienne (Autriche)</li>
</region>
<settlement>
<li>Vienne (Autriche)</li>
</settlement>
</list>
<tree>
<country name="Autriche">
<region name="Vienne (Autriche)">
<name sortKey="Schlager, Martin" sort="Schlager, Martin" uniqKey="Schlager M" first="Martin" last="Schlager">Martin Schlager</name>
</region>
<name sortKey="Elmenreich, Wilfried" sort="Elmenreich, Wilfried" uniqKey="Elmenreich W" first="Wilfried" last="Elmenreich">Wilfried Elmenreich</name>
<name sortKey="Elmenreich, Wilfried" sort="Elmenreich, Wilfried" uniqKey="Elmenreich W" first="Wilfried" last="Elmenreich">Wilfried Elmenreich</name>
<name sortKey="Obermaisser, Roman" sort="Obermaisser, Roman" uniqKey="Obermaisser R" first="Roman" last="Obermaisser">Roman Obermaisser</name>
<name sortKey="Obermaisser, Roman" sort="Obermaisser, Roman" uniqKey="Obermaisser R" first="Roman" last="Obermaisser">Roman Obermaisser</name>
</country>
</tree>
</affiliations>
</record>

Pour manipuler ce document sous Unix (Dilib)

EXPLOR_STEP=$WICRI_ROOT/Wicri/Informatique/corpus/FieldbusV1/Data/Main/Exploration
HfdSelect -h $EXPLOR_STEP/biblio.hfd -nk 000111 | SxmlIndent | more

Pour mettre un lien sur cette page dans le réseau Wicri

{{Explor lien
   |wiki=    Wicri/Informatique
   |area=    FieldbusV1
   |flux=    Main
   |étape=   Exploration
   |type=    RBID
   |clé=     ISTEX:41FB23C91F4328DDB64148C8ABE1CCCAA6D27802
   |texte=   A Framework for Hardware-in-the-Loop Testing of an Integrated Architecture
}}

Wicri

This area was generated with Dilib version V0.6.29.
Data generation: Thu May 25 22:29:54 2017. Site generation: Wed Jul 19 17:31:17 2017